



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

*lu*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/620,834

07/15/2003

Tahir Rashid

2110-51-3

8808

7590

09/16/2004

GRAYBEAL JACKSON HALEY LLP

Suite 350

155-108th Avenue, N.E.

Bellevue, WA 98004-5973

EXAMINER

TRA, ANH QUAN

ART UNIT

PAPER NUMBER

2816

DATE MAILED: 09/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

**Application No.**

10/620,834

**Applicant(s)**

RASHID, TAHIR

**Examiner**

Quan Tra

**Art Unit**

2816

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 15 July 2003.  
2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-29 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☒ Claim(s) 9 is/are allowed.  
6) ☒ Claim(s) 1-6, 8, 10 and 15-29 is/are rejected.  
7) ☒ Claim(s) 7 and 11-14 is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☒ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 7/15/03.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Priority*

1. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Europe on 08/06/02. It is noted, however, that applicant has not filed a certified copy of the European application as required by 35 U.S.C. 119(b).

### *Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Shor et al. (US 20030076159).

Shor et al. discloses in figures 5, 9 and 11 a voltage reference generator circuit for generating a reference voltage (voltage at node n4 in figure 5) of a predetermined value comprising: first circuitry (M2-M4, figures 9 and 11 shows the detail of M2-M4) adapted to generate a first voltage (voltage across M2-M4) which is substantially independent of temperature (paragraph [0092] teaches M2-M4 are uniform over a wide range of temperature) and related to a component parameter susceptible to variations with process technology; second circuitry (20, 18 and B2) adapted to generate an offset voltage of a value (Voffset) such that

Art Unit: 2816

the sum of the first voltage and the offset voltage is the predetermined value, and wherein the second circuitry comprises components whose parameters are variably selectable without affecting the first voltage.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1-6, 8, 10 and 15-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's prior art figure 1 in view of Shor et al. (US 20030076159).

As to claim 1, the prior art figure 1 shows a voltage reference generator circuit for generating a reference voltage ( $V_{ref}$ ) of a predetermined value comprising: first circuitry (figure 1) adapted to generate a first voltage which is substantially independent of temperature and related to a component parameter susceptible to variations with process technology. Thus, the prior art figure 1 shows all limitations of the claim except for an offset voltage generating circuit coupled to the first circuitry. However, Shor et al.'s figure 5 shows a reference voltage generating circuit comprising an offset voltage generator (20, 18 and B2) coupled to a first circuitry (M2-M4) for adding an offset value to the reference voltage. Therefore, it would have been obvious to one having ordinary skill in the art to add an offset circuitry to the prior art figure 1 for the purpose of increasing the value of the reference voltage.

Art Unit: 2816

As to claim 2, the modified prior art figure 1 further shows that the first circuitry comprises a bipolar transistor (TR1), the base emitter voltage of which is susceptible to variations with process technology.

As to claim 3, the modified prior art figure 1 shows that the bipolar transistor has a collector connected to an upper supply rail (VDD), a base connected to an input node and an emitter connected to a resistive chain (RA-RC).

As to claim 4, the modified prior art figure 1 shows that the resistive chain comprises a current setting resistor (RB) and wherein the first circuitry comprises a voltage generator circuit (6) adapted to generate a voltage which is proportional to absolute temperature across the current setting resistor.

As to claim 5, the modified prior art figure 1 shows that the second circuitry comprises a first compensation resistor (Shor et al.' R2-R4) connected between the resistive chain and a lower supply rail and having a resistance parameter which is variably selectable without affecting the first voltage, wherein the offset voltage is taken across the first compensation resistor.

As to claim 6, the modified prior art figure 1 further shows that the second circuitry comprises current generating circuitry (Shor et al.'s R1).

As to claim 8, the modified prior art figure 1 shows that the current generated by the current generating circuit is supplied through first and second compensation resistors (R2, R3).

As to claims 10,15 and 17, the modified prior art figure 1 shows a voltage generator, comprising: an offset circuit (Shor et al.'s offset circuit) operable to develop an offset voltage and operable to adjust the offset value as a function of temperature, and a voltage generation

Art Unit: 2816

circuit (elements in the prior art figure 1) coupled to the offset circuit, the voltage generation circuit operable to develop a first reference voltage and adjust the value of the first reference voltage as a function of temperature, and operable to provide an output reference voltage equal to the first reference voltage plus the offset voltage.

As to claims 16 and 18, it is seen as an intended use for using the modified prior art figure 1 in a memory circuit.

6. Claims 19-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's prior art figure 1 in view of Shor et al. (US 20030076159) and Banba (USP 6323630).

As to claims 19, 24 and 25, the modified prior art figure 1 with Shor et al.'s reference shows all limitations of the claim except for the offset voltage is independent of temperature. However, it is notoriously well known in the art that a temperature independent bias voltage is more stable than a regular bias voltage. Band-gap circuit is well known for generating temperature independent bias voltage. Banba's band gap reference circuit figure 15 is capable of generating less temperature dependent and less power supply voltage dependent. Therefore, it would have been obvious to one having ordinary skill in the art for using Banba's band-gap circuit for Shor et al.'s voltage reference circuit (20, 18) for the purpose of providing a stabilizing reference output voltage.

As to claims 20, 22, 26 and 28, Banba's figure 15 further shows the step of developing the offset voltage comprises: supplying a first current ( $I_3$ ) that is utilized in developing the first reference voltage through a resistive element ( $R_{2a}$ ), the first current having value that is a function of temperature, and supplying a second current ( $I_5$ ) through the resistive element, the

Art Unit: 2816

second current having a value that is a function of temperature and where the function of the second current is approximately the inverse of the function of the first current.

As to claims 21, 23, 27 and 29, Banba's figure 15 further shows that the first current is approximately equal to the second current.

***Allowable Subject Matter***

7. Claims 7 and 11-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. Claim 9 is allowed.

Claim 7 would be allowable because the prior art fails to teach or suggest that the current generating circuitry comprises a current source and a bipolar transistor connected in series between upper and lower supply rails.

Claim 9 is allowable because the prior art fails to teach or suggest a current generating circuit connected to supply a current to a node of the resistive chain, the resistive chain including a compensation resistor connected between the node and the lower supply rail.

Claims 11-14 would be allowable because the prior art fails to teach or suggest the voltage generation circuit includes a bipolar transistor having a base-emitter voltage that is a function of temperature, and the offset circuit includes a bipolar transistor having a base-emitter voltage that is a function of temperature.


Art Unit: 2816

*Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'Quan Tra', with a stylized, flowing script.

Quan Tra  
Patent Examiner

September 10, 2004